"AT33"}};

```
// LEDs - maybe declare subsets and allocate each FPGA some
    // great care has to be taken if both FPGAs try to access the same LEDs
    macro expr LED_pins = {data = { "AU13", "AT14", "AV12", "AU14",
5
                                                 "AW12", "AT15", "AV13",
    "AU15"}};
10
    // ATA Interface
    macro expr ATA_pins = {data = { "AU26", "AV27", "AT26", "AW28", "AU27",
15
                                                 "AV28", "AW29", "AT27",
    "AW30", "AU28",
                                                 "AV30", "AV29", "AW31",
    "AU29", "AV31",
                                                 "AT29", "AW32", "AU30",
    "AW33", "AT30",
20
                                                 "AV33", "AU31", "AT31",
    "AW34", "AV32",
                                                 "AV34", "AU32", "AW35",
    "AT32", "AV35",
25
                                                 "AU33", "AW36",
```

```
// Expansion Bus (32 bits)
       macro expr E_pins = {data = { "AV17", "AU18", "AW17", "AT19", "AV18",
 "AU19", "AW18", "AU21",
        "AV19", "AW20",
                                               "AV20", "AR22", "AV23",
    10
"AW21", "AU23",
                                               "AV21", "AT23", "AW22",
        "AR23", "AV22",
                                               "AV24", "AW23",
    15
        "AW24", "AU24", "AW25",
                                               "AT24", "AV25", "AU25",
        "AW26", "AT25",
                                               "AV26", "AW27"}};
    20
        // Serial H Bus
        macro expr SERIALH_pins = {data = {"F39", "H37", "F38", "H36", "E39", "G37",
    25
        "E38"}};
```

```
// SelectLink Bus - Directly connects the 2 FPGAs
    macro expr SL pins = {data = { "AV3", "AU4", "AV5", "AT6", "AV4", "AU6",
                                                    "AW4", "AT7", "AW5",
 5
    "AU7", "AV6", "AT8",
                                                    "AW6", "AU8", "AV7",
    "AT9", "AW7", "AV8",
                                                    "AU9", "AW8", "AT10",
10
    "AV9", "AU10", "AW9",
                                                    "AT11","AV10","AU11",
     "AW10","AU12", "AV11",
                                                    "AT13", "AW11"}};
15
     //VGA interface
    20
     macro expr VGA_pins = {data = { "AW13", "AV14", "AT16", "AW14", "AU16",
                                                    "AV15", "AR17", "AW15",
     "AT17", "AU17",
                                                    "AV16", "AR18", "AW16",
     "AT18"}};
25
     macro expr vga vsync pin = { data = { "AV14" } };
     macro expr vga hsync pin = { data = { "AW13" } };
     macro expr vga data pins = { data = { "AT16", "AW14", "AU16", "AV15",
```

```
"AR17", "AW15", "AT17", "AU17",

"AV16", "AR18", "AW16", "AT18"} };
```

```
// macros for compatibility with existing programs
5
    macro expr vsync_pin = { "AV14" };
    macro expr hsync pin = { "AW13" };
    macro expr video spec = { data = { "AT16", "AW14", "AU16", "AV15",
                       "AR17", "AW15", "AT17", "AU17",
                       "AV16", "AR18", "AW16", "AT18"} };
10
    // CPLD interface pins
   15
    macro expr BUSMaster pin = { data = { "C26" }}; // P12
    macro expr FPcom pins = { data = { "B26", "C27", "A27"}}; //P14 P15 P16
    20
    // Serial Ports pins
    macro expr SERIAL_pins = {data = {"AV36", "AU34", "AU36", "AT34"}};
25
    macro expr rs232 txd pin = \{data = \{ "AV36" \} \};
    macro expr rs232 rxd pin = \{data = \{ "AU36" \} \};
```

```
macro expr rs232 rts pin = {data = { "AU34"}};
    macro expr rs232 cts pin = {data = { "AT34"}};
    // USB
    macro expr USBMaster pin = { data = { "D26" }}; // P13
10
    macro expr USBD pins = {data = {"C29", "A30", "D29", "B30", "C30", "A31", "D30",
    "A32"}};
    macro expr USBMS pins = { data = {"D27"} };
15
    macro expr USBnRST_pins = { data = {"B27"} };
    macro expr USBIRQ pins = { data = {"C28"} };
    macro expr USBA0 pins = \{ data = \{ \text{"A28"} \} \};
20
    macro expr USBnRD pins = { data = {"B28"} };
    macro expr USBnWR_pins = { data = {"B29"} };
25
    macro expr USBnCS_pins = \{ data = \{ "A29" \} \};
```

## $\#endif\_KOMPRESSOR\_SLAVE\_HEADER$

## Appendix C

Following is a description of a parallel port interface that gives full access to the all the parallel port pins and implements a parallel port data transfer functionality that can be used in conjuction with the ESL download utility

```
// ***************************
     // Parallel port controller
     // ****************************
10
     // Instantiates a component that controls the parallel port.
     // This is to be run in parallel in the main loop. The interfaces
     // provide the user with abstracts to use deal efficiently with the
     // component.
15
     // ***************
     // Interfaces
     //
     // API to Parallel Port - for direct access to the pins
20
     //
     // PpWriteData((unsigned 8)byte) -- write byte to data pins
     // PpReadData((unsigned 8)byte) -- read byte from data pins
     // PpReadControl((unsigned 4)control port) -- read the control port
     // PpReadStatus((unsigned 6)status port) -- read the status port
25
     // PpSetStatus((unsigned 6) status_port) -- write to the status port
     //
     //
     // API for the ESL parallel data transfer utility
     //
```

```
// OpenPP(error) -- open the parallel port for data transfer
     // ClosePP(error) -- close the port
     // SetSendMode(error) -- set the port to send mode
    // SetRecvMode(error) -- set the port to receive mode
   // SendPP(byte, error) -- send a byte over the port
     // ReadPP(byte, error) -- read a byte from the port
     //
     // error returns the result of the command:
    // 0 - no error
   // 1 - buffer error
10
    // 2 - timeout error
    //
     // Note: SendPP and ReadPP will block the thread until a byte is transmitted or the
     timeout
    // value is reached. If you need to do some processing while waiting for a
     communication
     // use a 'prialt' statement to read from the global pp recv chan channel or write to the
     // pp send chan channel.
20
     // The Nitty Gritty
     25
     // The necessary channels
     chan unsigned 8 pp send chan, pp recv chan;
     chan unsigned 2 pp command, pp error;
```

chan pp data send channel, pp\_data\_read\_channel, pp\_control\_port\_read;

chan pp\_status\_port\_read, pp\_status\_port\_write;

```
5
    #define OPEN_CHANNEL 0
    #define CLOSE_CHANNEL 1
    #define SEND_MODE
                                     2
    #defineRECV MODE
                                     3
                                     0
    #define PP NO ERROR
10
    #define PP_HOST_BUFFER_NOT_FINISHED
                                                  1
    #define PP OPEN TIMEOUT 2
    // Currently the functions don't act on any errors, but this can easily be added if
    required.
15
    // return of error code could also be used to generate a time-out condition.
    macro proc OpenPP(error)
20
           pp_command ! OPEN_CHANNEL;
           pp_error? error;
    }
25
    macro proc ClosePP(error)
     {
           pp_command!CLOSE_CHANNEL;
           pp_error? error;
```

```
}
           macro proc SetSendMode(error)
           {
                 pp_command ! SEND_MODE;
      5
                 pp_error ? error;
           }
           macro proc SetRecvMode(error)
           {
      10
pp_command! RECV_MODE;
                 pp_error ? error;
           }
      15
           macro proc WritePP(byte, error)
           {
                 pp_send_chan! byte;
           }
      20
           macro proc ReadPP(byte, error)
                 pp_recv_chan? byte;
      25
```

// \*

```
// Parallel port controller
     // Host Channel Control (HCC) nAutoFeed
    // FPGA Channel Control (FCC) DONE
     // Host Data Control (HDC)
                                   nSelect in
                                   nACK
     // FPGA Data Control (FDC)
     // FPGA ready to communicate (FRTC) PE
10
     // HCC indicates that host is sending - end of the buffer
     // FCC controls direction of communication
     // FRTC indicates that FPGA is ready
     // when FPGA sets FCC low, rising edge on FDC when data applied
     // lower when host responds with HDC high
15
     // when FCC high FPGA is in receive mode and host applies data
     // on rising edge on HDC. FPGA responds with FDC high and host
     // then lowers HDC. Host will keep data byte on pins till FDC is
     // lowered again by the FPGA
20
     // chan unsigned 8 pp_data_chan;
     // chan unsigned 4 pp_control_chan;
     // chan unsigned 5 pp_ status _chan;
25
     // Macro to implement ESLs bi-directional host-fpga
     // data transfer protocol
```

```
// Accesses the physical layer
                                                                                   5
                                                                                   macro proc Test_PP()
                                                                                      {
              ,10,000
| 10,000
| 10,000
                                                                                                                                    unsigned 4 control_port;
                                                                                                                                    unsigned 6 status_port;
                                             10
The first than the last the first than the man of the first than t
                                                                                                                                      unsigned 21 counter;
                                                                                                                                   PpSetControl(0b0000);
                                                                                   //
                                                                                                                                   PpSetStatus(0b000000);
                                            15
                                                                                                                                      do
                                                                                                                                    counter++;
                                                                                                                                    }while(counter != 0);
                                            20
                                                                                                                                    PpSetStatus(0b000001);
                                                                                                                                   do
                                                                                                                                      {
                                            25
                                                                                                                                  counter++;
                                                                                                                                    }while(counter != 0);
                                                                                                                                  PpSetStatus(0b000010);
```

```
{
                                                                                                                                                                      counter++;
                                                                                                                                                                       }while(counter != 0);
                                                     5
                                                                                                                                                                          PpSetStatus(0b000100);
of the last that the last the 
                                                                                                                                                                               do
                                                 10
                                                                                                                                                                                counter++;
                                                                                                                                                                                  }while(counter != 0);
                                                        15
                                                                                                                                                                                   PpSetStatus(0b001000);
                                                                                                                                                                                        do
                                                                                                                                                                                           {
                                                                                                                                                                                           counter++;
                                                              20
                                                                                                                                                                                           }while(counter != 0);
                                                                                                                                                                                              PpSetStatus(0b010000);
                                                                     25
                                                                                                                                                                                                  do
                                                                                                                                                                                                  counter++;
                                                                                                                                                                                                     }while(counter != 0);
```

do

```
PpSetStatus(0b000000);
                         do
                  {
       5
                  counter++;
                  }while(counter != 0);
                  PpSetStatus(0b011111);
      10
while(1)
                   {
                         PpReadControl(debug_control);
                  }
      15
      20
           macro proc pp_coms(pp_send_chan, pp_recv_chan, pp_command, pp_error)
            {
      25
                  // bit masks for accessing control and status ports
           //control port = nSelect in.in @ init.in @ nAutofeed.in @ nStrobe.in;
           #define HCC control port[1] //0b0010 //nAutofeed pin on control port
```

```
And the first of the man and had in the man the second that the second the second that the second the second the second that the s
```

```
#define HDC control port[2] //0b0100 //nInit pin on control port
     //status_port = ppdir @ busy @ nAck @ pe @ select @ nError;
     #defineFRTC 0b000010
                                        //pe pin on status port
                   0b000100
                                        //select pin on status port
     #define FCC
     #define FDC
                   0b001000
                                        //nAck pin on status
     #definePP SEND 0b100000
     #define PP_READ 0b000000
10
            unsigned 4 control_port;
            unsigned 6 status port;
            unsigned 1 pp dir with \{warn = 0\};
            unsigned 2 command;
15
            unsigned 8 temp_data;
            PpSetStatus(PP_READ | FRTC); // initialise the port, read mode, FRTC high
            while(1)
20
            {
                   prialt
                                 case pp_command? command:
25
                                        // deal with any commands received
                                        switch (command)
                                        {
                                        case OPEN_CHANNEL:
```

```
// open channel and set to FPGA send
     mode
                                               PpSetStatus(PP_SEND | FCC ); // |FDC
5
     keep FCC low, FRTC low to indicate ready
                                               pp_dir = 1;
                                               // wait for pulse on HCC in response to
10
     open channel
                                               PpReadControl(control_port);
15
                                               while(HCC) // wait for nHCC to go low
                                                {
                                                       PpReadControl(control_port);
                                                }
20
                                               while(!HCC) // wait for nHCC to go high
                                                       PpReadControl(control_port);
25
                                                }
```

```
The first fi
```

```
pp_error ! PP_NO_ERROR;
                                             break;
5
                                      case CLOSE_CHANNEL: // closes the channel
    regardless of state
                                             PpSetStatus(PP_READ | FRTC); // sets
     status port to all zeros, FRTC high
10
                                             pp_dir = 0;
                                             pp_error ! PP_NO_ERROR;
                                             break;
15
                                      case SEND_MODE:
                                             PpReadControl(control port);
20
                                             // set FRTC high - host send, start driving
     data pins, FCC low
                                             PpSetStatus(PP_SEND);
                                             pp_dir = 1;
25
                                             pp_error ! PP_NO_ERROR;
                                             // BUFFERNOTFINISHED
                                             break;
```

## case RECV\_MODE:

```
// set FRTC high - host read - stop driving
5
     data pins, FCC high, FDC low
                                               PpSetStatus(PP_READ | FCC );
     //|FDC|FCC
                                               pp_dir = 0;
                                               pp_error ! PP_NO_ERROR ;
10
                                               break;
                                        default:
15
                                               delay;
                                               break;
                                        }
                                        break;
20
                                        // FPGA sending
                                         case pp_send_chan ? temp_data:
25
                                                PpSetStatus(PP_SEND); // FCC low, FDC
```

low - pin is inverted

```
PpReadControl(control_port);
                                                     while(!HCC) // wait for host to de-assert
           HCC
                                                     {
                                                            PpReadControl(control_port);
                                                     }
                                                     PpWriteData(temp_data);
      10
PpSetStatus(PP_SEND | FDC);// FCC low,
           FDC high
                                                     PpReadControl(control port);
      15
                                                     while(!HDC) // wait for host to assert HDC
                                                      {
                                                            PpReadControl(control_port);
                                                     }
      20
                                                     PpSetStatus(PP_SEND); // FCC low, FDC
           low - pin is inverted
      25
                                                     PpReadControl(control_port);
                                                     while(HDC) // wait for host to de-assert
            HDC
```

```
{
                                                        PpReadControl(control_port);
                                                 }
                                                 break;
5
                                                 // host sending
                                          default:
10
                                                 PpReadControl(control_port);
                                                 PpReadStatus(status_port);
                                                 if (!status port[5] & !HCC) // read one
15
     byte, if in read mode and HCC is low
                                                  {
                                                         while(!HDC) // wait for host to
20
      apply data and raise HDC
                                                         {
             PpReadControl(control_port);
25
                                                         }
```

```
PpSetStatus( PP_READ | FCC |
       FDC); // FCC high FDC high
                                                        PpReadData(temp_data);
   5
                                                        pp_recv_chan! temp_data;
                                                         PpReadControl(control_port);
                                                         PpReadStatus(status_port);
10
                                                         while(HDC) // wait for host to
         remove HDC
                                                          {
    15
                PpReadControl(control_port);
                                                          }
                                                          PpSetStatus( PP_READ | FCC ); //
     20
          FCC high FDC low
                                                    }
                                                    else delay;
      25
                                                    break;
                                }
                         } // while(1)
```

```
delay; // avoid combinational cycles
    }
5
    10
    // Parallel Port - Physical layer
    //
    // Allows access to all the data, control and status ports
    // through a series of channels which can be read from
    // and written to.
15
    // Macro abstractions for the various actions
    macro proc PpWriteData(/*(unsigned 8)*/byte)
20
     {
          pp_data_send_channel! byte;
     }
25
    macro proc PpReadData(/*(unsigned 8)*/ byte)
     {
          pp_data_read_channel?byte;
```

```
}
            macro proc PpReadControl(/*(unsigned 4)*/ control_port)
            {
       5
                   pp_control_port_read ? control_port;
 ja,
            }
       10
macro proc PpReadStatus(/*(unsigned 6)*/ status_port)
            {
                   pp_status_port_read ? status_port;
      15
            }
            macro proc PpSetStatus(/*(unsigned 6)*/ status_port)
                   pp_status_port_write! status_port;
            }
       20
```

// Actual Parallel Port control circuitry

pp\_control\_port\_read,

macro proc parallel\_port(pp\_data\_send\_channel, pp\_data\_read\_channel,

25

```
pp_status_port_read,
     pp_status_port_write)
      {
 5
             unsigned 8 pp_data;
             unsigned 6 status register;
             interface bus_ts_clock_in (unsigned 8) data_bus(pp_data, status_register[5])
     with pp_data_pins;
10
             // Control Port (unsigned 4, made up as nSelect in.in @ init.in @ nAutofeed.in
      @ nStrobe.in)
             interface bus clock in (unsigned 4) control port() with control port pins;
15
             // Status Port, status_register = pp_direction @ busy @ nAck @ pe @ Select @
     nError;
             interface bus out() status_port_bus(status_register[4:0]) with status_port_pins;
20
             // Setting pp direction to 1 will drive data onto the pins.
             while(1)
             {
                    // Allows read of control, read / write of status and data ports
25
      simulatneously
                    par
                     {
```

case pp\_data\_send\_channel ? pp\_data:

```
prialt
                                                                                                                                                                                                                                                                                                                                            {
                                                                                                                                                                                                                                                                                                                                                                                                              case pp_control_port_read!control_port.in:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   break;
                                                                            5
                                                                                                                                                                                                                                                                                                                                                                                                                default:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     delay;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   break;
                                                                                                                                                                                                                                                                                                                                           }
                                                                   10
The first train that the first train that the first train that the first train train
                                                                                                                                                                                                                                                                                                                                           prialt
                                                                                                                                                                                                                                                                                                                                              {
                                                                                                                                                                                                                                                                                                                                                                                                                case pp_status_port_write ? status_register:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     break;
                                                                     15
                                                                                                                                                                                                                                                                                                                                                                                                                 case pp_status_port_read! status_register:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     break;
                                                                                                                                                                                                                                                                                                                                                                                                                 default:
                                                                     20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      delay;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      break;
                                                                                                                                                                                                                                                                                                                                            }
                                                                     25
                                                                                                                                                                                                                                                                                                                                           prialt
                                                                                                                                                                                                                                                                                                                                               {
```

break;

interface bus\_clock\_in (unsigned 1) nStrobe() with nStrobe pin;

```
case pp_data_read_channel! data_bus.in:
                                                 break;
       5
                                          default:
                                                 delay;
                                                 break;
                                  }
       10
}
                    }
                   delay; // to avoid combinational cycles
      15
            }
      20
                   //macro expr control_port = nSelect_in.in @ init.in @ nAutofeed.in @
            nStrobe.in;
                   /*interface bus_clock_in (unsigned 1) nAutofeed() with nAutoFeed_pin;
                   interface bus_clock_in (unsigned 1) init() with init pin;
      25
                    interface bus_clock_in (unsigned 1) nSelect_in() with nSelect_in pin;
```

// defined in the same order as on a PC

```
macro expr control port = nSelect in.in @ init.in @ nAutofeed.in @ nStrobe.in;
            */
                   /*
                   interface bus_out() nAck_line( status_register[3] ) with nAck_pin;
       5
                   interface bus out () busy line(status register[4]) with busy pin;
                    interface bus out () pe line(status_register[2]) with pe pin;
                    interface bus out () select_line(status_register[1]) with select_pin;
                   interface bus out () nError_line(status_register[0]) with nError_pin;
                    */
      10
// status register[5] is high to send and low to receive
                   // defined in the same order as on a PC
            //
                   macro expr status_port = pp_direction @ busy @ nAck @ pe @ Select @
            nError;
      15
```

20

//

## Appendix D

This Appendix describes a Macro Library for a board according to the present invention. The library contains functions for

```
1) Memory arbitration
5
           2) Flash bus arbitration
           3) Read and Write to Flash RAM
           4) FPCOM settings
           5) Control of the LEDs
10
    //
    // Interfaces
    //
    // Shared RAM arbitration
15
    //
    //
           KRequestMemoryBank(bankMask)
           KReleaseMemoryBank(bankMask)
    //
    //
           Flash RAM Macros
20
    //
    //
           KEnableFlash()
    //
           KDisableFlash()
    //
           KSetFlashAddress(address)
    //
           KWriteFlashData(address, data)
25
    //
           KReadFlashData(address, data)
    //
           KReadFlashID(flash_component_ID, manufacturer ID)
    //
```

```
//
          Flash bus arbitration
    //
    //
          KSetFPGAFBM()
    //
          KReleaseFPGAFBM()
    //
5
    //
          Others
    //
          KSetLEDs(maskByte)
    //
    // KSetFPCOM(fpcom)
10
    #ifndef_KOMPRESSOR_LIBRARY
15
    #define KOMPRESSOR_LIBRARY
    // Include header file
    //#include "KompressorMaster.h"
20
    // Request access to a memory bank
    //
25
    // The procedureS will block until access to all the requested banks have been
    // granted.
    //
```

```
unsigned 1 shared bank0 request = 1 with \{ warn = 0 \};
            unsigned 1 shared_bank1_request = 1 with { warn = 0};
            interface bus_out() shbk0req(shared_bank0_request) with
       5
            sram shared bank0 request pin;
            interface bus out() shbk1req(shared bank1 request) with
            sram_shared_bank1_request_pin;
            interface bus clock in(unsigned 1) shbk0grant() with sram shared bank0 grant pin;
           interface bus_clock_in(unsigned 1) shbk1grant() with sram shared bank1 grant pin;
      10
macro proc KRequestMemoryBank0()
            {
      15
                  shared bank0 request = 0;
                  while(shbk0grant.in) delay;
           }
      20
           macro proc KRequestMemoryBank1()
            {
                  shared bank1 request = 0;
                  while(shbk1grant.in) delay;
      25
           }
```

(unsigned 3) 3

```
// Release a memory bank
                                                                                     //
                                                    5
                                                                                     macro proc KReleaseMemoryBank0()
                                                                                      {
                                                                                                                                      shared_bank0_request = 1;
                                                                                     }
                                               10
The first fi
                                                                                     macro proc KReleaseMemoryBank1()
                                                                                                                                     shared_bank1_request = 1;
                                              15
                                                                                     }
                                               20
                                                                                    //
                                                                                  // Functions for dealing with FP commands
                                               25
                                                                                     #define FP_SET_IDLE
                                                                                                                                                                                                                                                                                                                                         (unsigned 3) 7
                                                                                     #define FP_READ_STATUS (unsigned 3) 5
```

#define FP\_CCLK\_LOW

```
#define FP_CCLK_HIGH
                               (unsigned 3) 7
     #define FP_WRITE_CONTROL (unsigned 3)
                                                   0
    unsigned 3 fpcom = FP_SET_IDLE with { warn = 0}; // default
5
    interface bus_out() fpcom_bus(fpcom) with FPcom_pins;
    macro proc KSetFPCOM(command)
     {
10
           fpcom = command;
           delay;
           delay;
     }
15
     macro proc KReadCPLDStatus(status)
       par
20
       KDisableFlash();
           flash_write = 0;
           }
       KSetFPCOM(FP_READ_STATUS);
25
           delay;
           delay;
           delay;
       delay;
```

```
status = flash_data_bus.in;
             par
                  {
                        KSetFPCOM(FP_SET_IDLE);
       5
                        KEnableFlash();
                 }
           }
      10
macro proc KWriteCPLDControl(control)
                 KDisableFlash();
                 par
      15
                        flash_data = (unsigned 8) (0 @ control);
                        flash_write = 1;
                  }
      20
                 KSetFPCOM(FP_WRITE_CONTROL);
                 delay;
                 delay;
                 delay;
      25
                 par
                  {
                        KSetFPCOM(FP_SET_IDLE);
                        flash_write = 0;
                        KEnableFlash();
```

```
}
     }
     5
     //
     //
            Flash RAM stuff
     //
     //
10
     // Parameters;
     //
                                       120ns
            Read/write cycle
     //
     //
            Address to output
                                       120ns
     //
                                              120ns
            CE to ouput
15
     //
     //
            CE low to WE low
                                       0
     //
            write pulse width low 70ns
     //
            data setup to we high 50ns
     //
            address setup to we hi 55ns
     //
            address/data hold
                                       0ns
20
            write pulse width high30ns
     //
```

```
unsigned 24 flash_address with { warn = 0};
unsigned 8 flash_data with { warn = 0};
unsigned 1 flash_cs = 1, flash_we = 1, flash_oe = 1 with { warn = 0}; // initialise to high
```

```
who was the first than the first tha
```

```
unsigned 1 flash write = 0 with { warn = 0}; // controls direction of the data pins
     unsigned 1 flash on = 0 with \{ warn = 0 \}; // controls the other tristate buses
     interface bus ts clock in(unsigned 24) flash address bus(flash address, flash on)
     with {data = FA_pins};
5
     interface bus ts clock in(unsigned 1) flash chipselect(flash cs, flash on) with
     flash cs_pin;
     interface bus_ts_clock_in(unsigned 1) flash_writeenable(flash_we, flash_on) with
     flash_we_pin;
     interface bus ts clock in(unsigned 1) flash outputenable(flash oe, flash on) with
10
     flash_oe_pin;
     interface bus ts clock in(unsigned 8) flash_data_bus(flash_data, flash_write) with
      {data = FD_pins};
15
     macro proc KEnableFlash()
             par
20
             flash on = 1;
             flash cs = 0;
     }
25
     macro proc KDisableFlash()
      {
             par{
             flash on = 0;
```

```
flash_cs = 1;
             }
      }
 5
     // Sets up the address on the
     macro proc KSetFlashAddress(address)
      {
10
             flash_address = address;
     }
     macro proc KWriteFlashData(address, data)
15
      {
             par // set up address and data and drive onto pins
             flash oe = 1; // disable output
             flash_address = address;
20
             flash_data = data;
             flash write = 1;
             flash_we = 0; // send write pulse
             }
25
             // running at 50/2 MHz - 40 ns cycles - 2 delays should be
             // sufficient to meet timing constraint
             delay;
```

```
delay;
                                                                                                                                                   par
                                                                                                                                                                                                            flash_we = 1;
                                                            5
                                                                                                                                                                                                            flash_write = 1;
                                                                                                                                                      }
                                                                                              }
                                                    10
The first limit that the first state of the first s
                                                                                              macro proc KReadFlashData(address, data)
                                                                                                                                                    par
                                                                                                                                                        {
                                                                                                                                                    flash_write = 0;
                                                    15
                                                                                                                                                    flash_oe = 0; // enable output
                                                                                                                                                    flash_address = address;
                                                                                                                                                      }
                                                                                                                                                    // running at 50/2 MHz - 40 ns cycles - 2 delays should be
                                                    20
                                                                                                                                                    // sufficient to meet timing constraint
                                                                                                                                                    delay;
                                                                                                                delay;
                                                                                                                                                    data = flash_data_bus.in;
                                                   25
                                                                                                }
```

macro proc KReadFlashID(flashid, manid)

```
{
                                                                                                                                                                par
                                                                                                                                                                     {
                                                                                                                                                                                                                             KEnableFlash();
                                                               5
                                                                                                                                                                                                                             KSetFPGAFBM();
                                                                                                                                                                    }
                                                                                                                                                                 KWriteFlashData(0, 0x90);
                                                       10
                                                                                                                                                                 KReadFlashData(0, manid);
The first first transition of the first fi
                                                                                                                                                                 KReadFlashData(2, flashid);
                                                                                                                                                                 par
                                                                                                                                                                 KReleaseFPGAFBM();
                                                        15
                                                                                                                                                                 KDisableFlash();
                                                                                                                                                                     }
                                                                                                       }
                                                        20
                                                                                                       macro proc KReadFlashStatus(status)
                                                                                                                                                                                                                             par
                                                                                                                                                                                                                                  {
                                                        25
                                                                                                                                                                                                                                                                                           KEnableFlash();
                                                                                                                                                                                                                                                                                           KSetFPGAFBM();
                                                                                                                                                                                                                                 }
```

```
KWriteFlashData(0, 0x70);
                  KReadFlashData(0, status);
                  par
                  {
5
                        KDisableFlash();
                        KReleaseFPGAFBM();
                  }
10
     }
     // Flash bus arbitration pins
15
    //
     unsigned 1 fbus_master = 1 with {warn = 0}; // initialise to not master
     interface bus_out() bus_master_line(fbus_master) with BUSMaster_pin;
     macro proc KSetFPGAFBM()
20
           fbus_master = 0;
     }
     macro proc KReleaseFPGAFBM()
25
     {
           fbus_master = 1;
     }
```

```
// LED control macros
      5
          unsigned 8 \text{ LED} = 0 \text{ with } \{\text{warn} = 0\}; // \text{ by default }
          unsigned 1 LED_en = 0 with {warn = 0};
          interface bus_ts(unsigned 8) LEDpins(LED, LED_en) with LED_pins;
          macro proc KSetLEDs(maskByte)
      10
par
             {
                 LED = maskByte;
             LED en = 1;
      15
      20
          //
          // FPcom == 7 CCLK = High
          //
      25
          // From the FPGA BUSMuster pin should be brought low and the FLASH may be
          // accessed as any normal device RAM device.
          //
          #endif KOMPRESSOR LIBRARY
```